SystemVerilog
#1 39
#2 18
#3 18
#4 10
#5 7
#6 4
#7 3
#8 2
#9 2
#10 2
#11 2
#12 2
#13 2
#14 1
#15 1
#16 1
#17 1