SystemVerilog
#1 142
#2 20
#3 10
#4 6
#5 5
#6 4
#7 4
#8 3
#9 1
#10 1
#11 1
#12 1
#13 1
#14 1
#15 1
#16 1
#17 1
#18 1